

DOCUMENT-IDENTIFIER: US 6151684 A

TITLE: High availability access to input/output devices
in a distributed system

BSPR:

Thus, it can be seen that there is a need to define a way in which access to devices can be transparently recovered, that is, rebuilding the internal system software framework to allow some other node in the cluster to assume the role of the controlling entity for the device in such a way that users and applications are not aware that a failure occurred. This has many implications. For instance, the device's state must be preserved so it looks exactly the same as it did, before the failure. The device driver on the new controlling node must have the same state information and be able to process requests in the same manner as the device driver on the failed node. The way in which the user accesses the device must remain exactly the same although the user's requests now have to go to a different node in the cluster. Any requests in transit or on the device at the time of the failure must be analyzed and replayed if necessary. All this and more needs to take place transparently. The combination of the SAN-based system architecture and an SSI distributed operating system provides the basic framework on which a solution for high availability access to I/O devices can be built.

CCOR:

714/4

EAST - [document.wsp 1]

File Edit View Tools Window Help

Drafts
Pending
Active
L1: (319) preserv\$3 same (state
L2: (1) preserv\$3 same state sa
L3: (14) preserv\$3 same state s
L4: (154) (preserv\$3 near10 (sta
L5: (40) (preserv\$3 near10 (sta
Failed
(0) detect\$ same (presen\$ or ab
Saved
Favorites
Tagged
UDC
Queue
Trash

DOCUMENT-IDENTIFIER: US 5404483 A
TITLE: Processor and method for delaying the processing of cache coherency transactions during outstanding cache fills

DEPR:
The backup cache 15 for the CPU 10 is a "write-back" cache, so there are times when the backup cache 15 contains the only valid copy of a certain block of data, in the entire multi-processor system of FIG. 1. The backup cache 15 (both tag store and data store) is protected by ECC. Check bits are stored when data is written to the cache 15 data RAM or written to the tag RAM, then these bits are checked against the data when the cache 15 is read, using ECC check circuits 330 and 331 of FIG. 4. When an error is detected by these ECC check circuits, an Error Transition Mode is entered by the C-box controller 306; the backup cache 15 can't be merely invalidated, since other system nodes 28 may need data owned by the backup cache 15. In this error transition mode, the data is preserved in the backup cache 15 as much as possible for diagnostics, but operation continues; the object is to move the data for which this backup cache 15 has the only copy in the system, back out to system memory 12, as quickly as possible, but yet without unnecessarily degrading performance. For blocks (hexawords) not owned by the backup cache 15, references from the memory management unit 25 received by the cache

Assign Action Stop Exit

	U	I	Document I	Issue Da	Page	Title	Current O	Current XR	Retrieval	Inventor	S	C	P	2	3
18	<input type="checkbox"/>	<input type="checkbox"/>	US 5448719	19950905	30	Method and apparatus for maintaining and r	714/5	711/141		Schultz, Stephen	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
19	<input type="checkbox"/>	<input type="checkbox"/>	US 5432918	19950711	40	Method and apparatus for ordering read and	711/156	710/112		Stamm, Rebecca L.	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
20	<input type="checkbox"/>	<input type="checkbox"/>	US 5404483	19950404	41	Processor and method for delaying the processing of	711/144	711/108		Stamm, Rebecca L.	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
21	<input type="checkbox"/>	<input type="checkbox"/>	US 5404482	19950404	41	Processor and method for preventing access	711/145	711/108		Stamm, Rebecca L.	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
22	<input type="checkbox"/>	<input type="checkbox"/>	US 5396436	19950307	17	Wheel balancing apparatus and method	700/279	73/462		Parker, Dan	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
23	<input type="checkbox"/>	<input type="checkbox"/>	US 5394529	19950228	58	Branch prediction unit for high-perform	712/240			Brown, III, John	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
24	<input type="checkbox"/>	<input type="checkbox"/>	US 5379378	19950103	31	Data processing system having a bus c	710/105			Peters, Arthur	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
25	<input type="checkbox"/>	<input type="checkbox"/>	US 5347640	19940012	44	System for controlling a bus c	714/5	714/762		Stamm, Rebecca L.	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

Ready NUM

